espressif/llvm-project
Dec 2024 – Jan 2025
2 Months active
Languages Used
C++TableGen
Technical Skills
CPU ArchitectureCPU SchedulingCPU Scheduling ModelsCompiler DevelopmentEmbedded SystemsPerformance Analysis
Djordje Todorovic
PROFILE
Djordje Todorovic
Djordje Todorovic contributed to the espressif/llvm-project repository by developing and refining CPU scheduling models and toolchain extensions for the RISC-V backend, with a focus on MIPS P8700 support. He implemented a detailed scheduling model in C++ and TableGen, enabling accurate performance analysis and code generation, and enhanced processor family identification within the LLVM infrastructure. Djordje also extended the RISC-V toolchain to support MIPS cmove and lsp instructions, broadening cross-ISA capabilities. His work demonstrated depth in compiler development, CPU architecture, and embedded systems, addressing both feature delivery and stability through careful regression planning and targeted bug resolution.
Overall Statistics
Feature vs Bugs
75%Features
Repository Contributions
5Total
Bugs
1
Commits
5
Features
3
Lines of code
1,736
Activity Months2
Your Network
135 peopleWork History
January 2025
1 Commits • 1 Features
Jan 1, 2025January 2025 monthly summary for espressif/llvm-project: Delivered RISC-V toolchain extension to support MIPS cmove and lsp on the p8700, expanding cross-ISA capability and enabling targeted optimizations for MIPS workloads within the LLVM toolchain.
1 Commits • 1 Features
Jan 1, 2025January 2025 monthly summary for espressif/llvm-project: Delivered RISC-V toolchain extension to support MIPS cmove and lsp on the p8700, expanding cross-ISA capability and enabling targeted optimizations for MIPS workloads within the LLVM toolchain.
January 2025
December 2024
4 Commits • 2 Features
Dec 1, 2024December 2024 monthly summary for espressif/llvm-project (RISC-V backend): 1) Key features delivered: implemented MIPS P8700 scheduling model for the RISCV backend (adds scheduling model with resources and latencies) to enable accurate performance analysis and code generation; added MIPSP8700 RISCVProcFamilyEnum and updated RISCVSubtarget.h for improved processor family identification. 2) Major bugs fixed: rolled back the P8700 scheduling model due to a missing WriteFCvtF32ToF16 resource, removed the scheduling model file from the processor definition and disabled its use pending resource availability. 3) Overall impact: established groundwork for accurate P8700 performance modeling and downstream optimizations while preserving build stability; processor identification improvements support targeted follow-on work. 4) Technologies demonstrated: C++ and LLVM RISCV backend development, TD/Subtarget updates, resource gating and regression planning. 5) Business value: enables data-driven performance characterization for P8700 on RISC-V, reducing risk in future re-landings and accelerating optimization cycles.
December 2024
4 Commits • 2 Features
Dec 1, 2024December 2024 monthly summary for espressif/llvm-project (RISC-V backend): 1) Key features delivered: implemented MIPS P8700 scheduling model for the RISCV backend (adds scheduling model with resources and latencies) to enable accurate performance analysis and code generation; added MIPSP8700 RISCVProcFamilyEnum and updated RISCVSubtarget.h for improved processor family identification. 2) Major bugs fixed: rolled back the P8700 scheduling model due to a missing WriteFCvtF32ToF16 resource, removed the scheduling model file from the processor definition and disabled its use pending resource availability. 3) Overall impact: established groundwork for accurate P8700 performance modeling and downstream optimizations while preserving build stability; processor identification improvements support targeted follow-on work. 4) Technologies demonstrated: C++ and LLVM RISCV backend development, TD/Subtarget updates, resource gating and regression planning. 5) Business value: enables data-driven performance characterization for P8700 on RISC-V, reducing risk in future re-landings and accelerating optimization cycles.
Activity
Loading activity data...
Quality Metrics
Correctness96.0%
Maintainability96.0%
Architecture96.0%
Performance92.0%
AI Usage20.0%
Skills & Technologies
Programming Languages
C++TableGen
Technical Skills
CPU ArchitectureCPU SchedulingCPU Scheduling ModelsCompiler DevelopmentEmbedded SystemsMIPS ArchitecturePerformance AnalysisRISC-VRISC-V Architecture
Repositories Contributed To
Overview of all repositories you've contributed to across your timeline