June 2025: Stability and correctness improvements in the GEM5 O3 CPU model through a targeted memory subsystem fix. Implemented misalignment detection fix in the Load Store Queue (LSQ) for store addresses to ensure correct fault reporting and exception handling during memory access operations. This reduces incorrect fault signals, enhances simulation accuracy, and supports reliable memory behavior in performance-sensitive scenarios.