YosysHQ/yosys
Mar 2026 – Mar 2026
1 Month active
Languages Used
Verilog
Technical Skills
FPGA designVerilogdigital designdigital logic designhardware description languagehardware design
Justin Zaun
PROFILE
Justin Zaun
Worked on the YosysHQ/yosys repository to expand Gowin FPGA integration by implementing comprehensive latch support across twelve DL variants, including detailed simulation models and techmap rules. This work enabled latches to be used in a manner similar to DFFs, increasing design flexibility and supporting reuse of established workflows. The approach involved Verilog and digital logic design, focusing on accurate hardware description and simulation fidelity. Additionally, cleaned up simulation behavior by removing unnecessary lib_whitebox attributes from latch simulation cells, simplifying the simulation process and ensuring correct modeling. These contributions improved reliability and maintainability for Gowin-based digital hardware designs.
Overall Statistics
Feature vs Bugs
50%Features
Repository Contributions
2Total
Bugs
1
Commits
2
Features
1
Lines of code
191
Activity Months1
Your Network
87 peopleWork History
March 2026
2 Commits • 1 Features
Mar 1, 2026March 2026 monthly summary for Yosys development: Focused on expanding Gowin integration by adding latch support and cleaning up simulation behavior to improve design flexibility, reliability, and modeling accuracy within the Gowin architecture. Overall, these efforts reduce design cycle time and enable engineers to reuse DFF-style workflows for Gowin-based designs, while ensuring simulations remain correct and maintainable.
2 Commits • 1 Features
Mar 1, 2026March 2026 monthly summary for Yosys development: Focused on expanding Gowin integration by adding latch support and cleaning up simulation behavior to improve design flexibility, reliability, and modeling accuracy within the Gowin architecture. Overall, these efforts reduce design cycle time and enable engineers to reuse DFF-style workflows for Gowin-based designs, while ensuring simulations remain correct and maintainable.
March 2026
Activity
Loading activity data...
Quality Metrics
Correctness100.0%
Maintainability90.0%
Architecture100.0%
Performance90.0%
AI Usage20.0%
Skills & Technologies
Programming Languages
Verilog
Technical Skills
FPGA designVerilogdigital designdigital logic designhardware description languagehardware design
Repositories Contributed To
Overview of all repositories you've contributed to across your timeline