Rice-MECE-Capstone-Projects/SwitchMCU
Apr 2025 – Dec 2025
4 Months active
Languages Used
MarkdownC++PythonSystemVerilogTclVerilogShellbash
Technical Skills
DocumentationTechnical WritingComputer ArchitectureDigital DesignEmbedded SystemsFPGA Design
Bruce T
PROFILE
Bruce T
During four months on the Rice-MECE-Capstone-Projects/SwitchMCU repository, Brian Tran developed and documented a modular RISC-V 32-bit core in Verilog, establishing a scalable FPGA design scaffold with clear fetch, decode, execute, and memory modules. He streamlined onboarding by producing comprehensive documentation and setup guides, including board-specific instructions for the PYNQ-Z2 platform. Brian refactored the codebase to reduce technical debt, consolidated project structure, and introduced artifact packaging for final paper submission. His work integrated Python scripting and version control best practices, resulting in maintainable hardware and documentation assets that accelerated team onboarding, validation workflows, and hardware/software integration.
Overall Statistics
Feature vs Bugs
100%Features
Repository Contributions
17Total
Bugs
0
Commits
17
Features
8
Lines of code
220,160
Activity Months4
Your Network
30 peopleSame Organization
@rice.edu21
Shared Repositories
9
Ben WilsonMember
Ithzel ToscanoMember
juan GarzaMember
Kelly C.Member
Chenran75Member
lindseyr23Member
Lindsey RussMember
adidokkMember
Varun SanthoshMember
Work History
December 2025
1 Commits • 1 Features
Dec 1, 2025December 2025 — Rice-MECE-Capstone-Projects/SwitchMCU: Delivered a submission-ready artifact packaging feature, enabling a ZIP containing the final project paper for easy sharing and submission. No major bugs reported this month. This work enhances handoff readiness, accelerates review cycles, and strengthens collaboration with sponsors and reviewers.
1 Commits • 1 Features
Dec 1, 2025December 2025 — Rice-MECE-Capstone-Projects/SwitchMCU: Delivered a submission-ready artifact packaging feature, enabling a ZIP containing the final project paper for easy sharing and submission. No major bugs reported this month. This work enhances handoff readiness, accelerates review cycles, and strengthens collaboration with sponsors and reviewers.
December 2025
November 2025
12 Commits • 4 Features
Nov 1, 2025November 2025: Focused on delivering a maintainable, production-ready SwitchMCU core via RISC-V simplification, expanded core design with board onboarding, and substantial repository cleanup to reduce technical debt. The work enhances build and validation readiness (iVerilog, AMD Vivado) and accelerates hardware onboarding with clear board setup guides (PYNQ-Z2) and improved documentation. Overall, these changes enable faster integration with hardware teams, reduce maintenance costs, and demonstrate strong end-to-end technical execution across design, verification, and documentation.
November 2025
12 Commits • 4 Features
Nov 1, 2025November 2025: Focused on delivering a maintainable, production-ready SwitchMCU core via RISC-V simplification, expanded core design with board onboarding, and substantial repository cleanup to reduce technical debt. The work enhances build and validation readiness (iVerilog, AMD Vivado) and accelerates hardware onboarding with clear board setup guides (PYNQ-Z2) and improved documentation. Overall, these changes enable faster integration with hardware teams, reduce maintenance costs, and demonstrate strong end-to-end technical execution across design, verification, and documentation.
September 2025
3 Commits • 2 Features
Sep 1, 2025September 2025 summary for Rice-MECE-Capstone-Projects/SwitchMCU. Delivered foundational Fall 2025 project skeleton and branding, and implemented a 32-bit RISC-V ISA core. No major bugs fixed this month; focus was on establishing a scalable base for Fall milestones and enabling future hardware/software development. Impact includes a ready-to-extend FPGA design scaffold and a functional ISA core to accelerate prototype work. Technologies demonstrated include Verilog HDL, FPGA design concepts, hardware/software integration (fetch/decode/execute/memory/PC/register file/hazard detection), Git version control, and documentation updates.
3 Commits • 2 Features
Sep 1, 2025September 2025 summary for Rice-MECE-Capstone-Projects/SwitchMCU. Delivered foundational Fall 2025 project skeleton and branding, and implemented a 32-bit RISC-V ISA core. No major bugs fixed this month; focus was on establishing a scalable base for Fall milestones and enabling future hardware/software development. Impact includes a ready-to-extend FPGA design scaffold and a functional ISA core to accelerate prototype work. Technologies demonstrated include Verilog HDL, FPGA design concepts, hardware/software integration (fetch/decode/execute/memory/PC/register file/hazard detection), Git version control, and documentation updates.
September 2025
April 2025
1 Commits • 1 Features
Apr 1, 2025April 2025 (2025-04) focused on delivering robust documentation for the RISC-V address map validation in the SwitchMCU repository, establishing a foundation for predictable validation workflows and faster onboarding. No major bugs fixed this cycle; emphasis on documentation quality and maintainability that unlocks sustained business value.
April 2025
1 Commits • 1 Features
Apr 1, 2025April 2025 (2025-04) focused on delivering robust documentation for the RISC-V address map validation in the SwitchMCU repository, establishing a foundation for predictable validation workflows and faster onboarding. No major bugs fixed this cycle; emphasis on documentation quality and maintainability that unlocks sustained business value.
Activity
Loading activity data...
Quality Metrics
Correctness97.8%
Maintainability95.4%
Architecture96.4%
Performance89.4%
AI Usage20.0%
Skills & Technologies
Programming Languages
C++MarkdownPythonShellSystemVerilogTclVerilogbashzip
Technical Skills
Computer ArchitectureDigital DesignDocumentationEmbedded SystemsFPGA DesignFPGA DevelopmentFPGA developmentHardware Description Language (HDL)PYNQ FrameworkPythonPython ScriptingRISC-V ISARISC-V architectureTechnical WritingVerilog
Repositories Contributed To
Overview of all repositories you've contributed to across your timeline