Purdue-SoCET/tensor-core
Feb 2025 – Feb 2025
1 Month active
Languages Used
AssemblySystemVerilogVerilog
Technical Skills
CPU ArchitectureComputer ArchitectureDigital DesignDigital Logic DesignEmbedded SystemsHardware Description Language (HDL)
Joseph Alan Ghanem
PROFILE
Joseph Alan Ghanem
In February 2025, Jad Ghanem developed the core execution pathway for the Purdue-SoCET/tensor-core repository, focusing on the processor’s execution stage. He designed and integrated a new execute module interface, supporting output data structures and refactoring interfaces for clarity. Using SystemVerilog and Verilog, he implemented comprehensive testbench and build integration, enabling iterative verification and stabilization of the execution path. Jad also created a RISC-V Assembly Language Test Suite to validate branch, arithmetic, control flow, and memory operations. His work emphasized reliability and testability, resulting in a robust execution pipeline and improved validation cycles for the processor core’s development.
Overall Statistics
Feature vs Bugs
100%Features
Repository Contributions
9Total
Bugs
0
Commits
9
Features
2
Lines of code
1,937
Activity Months1
Your Network
45 people
Work History
February 2025
9 Commits • 2 Features
Feb 1, 2025February 2025 performance summary for Purdue-SoCET/tensor-core. Delivered the core execution pathway with a new execute module interface, supporting data structures for outputs, interface refactors, and testbench/build integration for the processor's execution stage. Added a comprehensive RISC-V Assembly Language Test Suite to validate branch, arithmetic, control flow, and memory operations. The changes progressed through iterative verification and stabilization, with commits focused on execution initialization, verification, fixes, and test bench integration, resulting in a more reliable and testable execution path.
9 Commits • 2 Features
Feb 1, 2025February 2025 performance summary for Purdue-SoCET/tensor-core. Delivered the core execution pathway with a new execute module interface, supporting data structures for outputs, interface refactors, and testbench/build integration for the processor's execution stage. Added a comprehensive RISC-V Assembly Language Test Suite to validate branch, arithmetic, control flow, and memory operations. The changes progressed through iterative verification and stabilization, with commits focused on execution initialization, verification, fixes, and test bench integration, resulting in a more reliable and testable execution path.
February 2025
Activity
Loading activity data...
Quality Metrics
Correctness85.6%
Maintainability82.4%
Architecture77.8%
Performance73.4%
AI Usage20.0%
Skills & Technologies
Programming Languages
AssemblySystemVerilogVerilog
Technical Skills
CPU ArchitectureComputer ArchitectureDigital DesignDigital Logic DesignEmbedded SystemsHardware Description Language (HDL)Hardware DesignProcessor ArchitectureRISC-V AssemblySystemVerilogVerificationVerilogVerilog/SystemVerilog
Repositories Contributed To
Overview of all repositories you've contributed to across your timeline