Purdue-SoCET/tensor-core
Oct 2025 – Oct 2025
1 Month active
Languages Used
SystemVerilog
Technical Skills
Digital Logic DesignHardware DesignTestbench DevelopmentVerilog/SystemVerilog
Haejune Kwon
PROFILE
Haejune Kwon
During October 2025, Kwon developed a Benes network-based crossbar switch module for the Purdue-SoCET/tensor-core repository, focusing on scalable, high-throughput routing for hardware interconnects. Using SystemVerilog, Kwon implemented the multi-stage data flow and parameterized interface, then integrated a comprehensive testbench to enable robust verification. The work included refining the crossbar’s internal logic, realigning control and data paths, and introducing a dedicated modport to improve testability. By adjusting the testbench configuration to match the evolving design, Kwon established a reusable, verifiable crossbar core. This effort demonstrated depth in digital logic design, hardware architecture, and testbench development for complex systems.
Overall Statistics
Feature vs Bugs
100%Features
Repository Contributions
3Total
Bugs
0
Commits
3
Features
3
Lines of code
370
Activity Months1
Your Network
45 people
Work History
October 2025
3 Commits • 3 Features
Oct 1, 2025October 2025 highlights for Purdue-SoCET/tensor-core: Delivered the Benes network-based crossbar switch with a complete SystemVerilog implementation and testbench integration, enabling high-throughput routing functionality. Refined the crossbar interface and internal logic, added a testbench modport, and realigned control bit indexing and data path connections to improve testability and reliability. Adjusted the testbench configuration to align with the current crossbar implementation, resolving setup discrepancies and ensuring coherent validation. These efforts establish a reusable, verifiable crossbar core for scalable interconnects, reducing verification time and improving design confidence.
3 Commits • 3 Features
Oct 1, 2025October 2025 highlights for Purdue-SoCET/tensor-core: Delivered the Benes network-based crossbar switch with a complete SystemVerilog implementation and testbench integration, enabling high-throughput routing functionality. Refined the crossbar interface and internal logic, added a testbench modport, and realigned control bit indexing and data path connections to improve testability and reliability. Adjusted the testbench configuration to align with the current crossbar implementation, resolving setup discrepancies and ensuring coherent validation. These efforts establish a reusable, verifiable crossbar core for scalable interconnects, reducing verification time and improving design confidence.
October 2025
Activity
Loading activity data...
Quality Metrics
Correctness73.4%
Maintainability80.0%
Architecture73.4%
Performance73.4%
AI Usage20.0%
Skills & Technologies
Programming Languages
SystemVerilog
Technical Skills
Digital Logic DesignHardware DesignTestbench DevelopmentVerilog/SystemVerilog
Repositories Contributed To
Overview of all repositories you've contributed to across your timeline